

Schematics For 12C_RK3588S

12C_RK3588S_SCH

Main Functions Introduction

- 1) Charger: 1Cell Battery_QC or 2Cell Battery_QC or 3Cell Battery_QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x or 2 x 32bits LPDDR5
- 4) ROM: eMMC5.1(Default) or SPI Falsh
- 5) Support: 1 x Micro SD Card3.0
- 6) Support: 1 x Type-C 3.0(with DP function) +1 x USB2.0 HOST + 1 x USB3.0 HOST
- 7) Support: 2 x 4Lanes MIPI D/CPHY RX Camera
- 8) Support: 2 x 2Lanes MIPI DPHY RX Camera
- 9) Support: 1 x HDMI2.1 TX or 1 x eDP1.3 TX
- 10) Support: 2 x 4Lanes MIPI D/CPHY TX
- 11) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
Or: a/b/g/n/ac 2T2R WIFI(SDIO) + BT5.0
- 12) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 13) Support: 2 x PDM MIC Array
- 14) Support: Gyroscope+G-sensor+Ambient Light+Proximity +Hall Sensor

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	04.Block Diagram_PoweTree-3cell
Page 6	05.System Power Sequence
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB Controller Configure Tab
Page 9	08.PCIE Fun Map
Page 10	10.RK3588S_Power/GND
Page 11	11.RK3588S_OSC/PLL/PMUIO
Page 12	12.RK3588S DDR Controler
Page 13	13.RK3588S Flash/SD Controller
Page 14	14.RK3588S_USB20/USB30/DP PHY
Page 15	15.RK3588S_SARADC/1.8V GPIO
Page 16	16.RK3588S_MIPI Interface
Page 17	17.RK3588S_HDMI/eDP Interface
Page 18	18.RK3588S_PCIE2/SATA3/USB3 PHY
Page 19	19.RK3588S GPIO
Page 20	20.USB2.0 HUB/CAMERA
Page 21	21.Power_3Cell_QC(opt2)
Page 22	22.Power-PMIC_RK806-1
Page 23	23.Power_Ext Discrete
Page 24	24.RTC
Page 25	25.USB20 POGO/LTE/FP Port
Page 26	26.DRAM-LPDDR4/4X_200P_2X32bit
Page 27	27.Flash Power
Page 28	28.eMMC Flash
Page 29	29.VO-LCM_MIPI_D/CPHY0_TX
Page 30	30.WIFI/BT-PCIe_2T2R(opt2)
Page 31	31.Audio Codec
Page 32	32.Sensor
Page 33	33.KEY Array
Page 34	34.UART Debug
Page 35	35.MB to DB Connector
Page 36	36.Mark/Heatsink

Different with reference design

Note
 The power suffix S0 or S3 means:
 S3: Keep power On during sleeping
 S0:Power off during sleeping

Generate Bill of Materials

Header:
 Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:
 {Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Different

Description

Note

Option

Notes

NOTE 1:
 Component parameter description
 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
 Please use our recommended components to avoid too many changes.
 For more informations about the second source,please refer to our AVL.


Revision History

Version	Date	By	Change Description	Approved
V1.0	2022-01-05	Joseph.Wei	1: Revision preliminary version	
V0.1	2022-03-05	Kuang	1: EVT version	
V0.2	2022-06-15	Kuang	1: Add Q2100 for BAT enable 2: Finger printer SPI remove to VCCIO6 GPIO 3: Add R2266, C2267 RC SCH For auto boot up when plug in AC 4: VCCIN power rail MLCC change to 0603 size and con-lay with poscap 5: DMIC IO port change to PDM1_M1 6: Add SLP_S3_L GPIO for quick response S3 7: Change SGM3157YC6/TR to SGM2549DYN6G/TR For CTIA/OMTP Headset Ground Pole Switch 8: Change G sensor U9000 source to LIS2DW12	


RK3588S Tablet Ref Block Diagram for 1-Cell Charger

Power tree for 1-Cell Charger


12C_RK3588S Tablet Block Diagram for 3-Cell Charger



Power tree for 3-Cell Charger



Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO1	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
	Pin V35 V36		PMUIO2	VCC_3V3_S3	3.3V
EMMCIO	Pin AC35	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin AC36	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
	Pin H31		VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V
	Pin AK10		VCCIO2	VCC_IO_SD	1.8V/3.3V
VCCIO4	Pin G27 G28	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin G31		VCCIO4	VCC_3V3_S0	1.8V
VCCIO5	Pin AF35 AF36	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	1.8V
	Pin AC33 AC34		VCCIO5	VCC_1V8_S0	1.8V
VCCIO6	Pin AJ34	1.8V or 3.3V	VCCIO6_1V8	VCC_1V8_S0	1.8V
	Pin AI_33 AM33		VCCIO6	VCC_3V3_S0	3.3V


I2C MAP

RK3588S



UART MAP

RK3588S




USB Controller Configure Table

Controller Name	Pin Name	Type-C Function	DPx4Lane+USB20 OTG		USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEPC_SSR1/DP0_AUX	TYPEPC_SSR1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEPC_SSR2/DP0_AUX	TYPEPC_SSR2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEPC_SSRX1/DP0_TX0	TYPEPC_SSRX1P	DP0_TX0P	DP0_TX0P	TYPEPC_SSRX1P	DP0_TX0P	DP0_TX0P	DP0_TX0P	DP0_TX0P	DP0_TX0P
	TYPEPC_SSRX1M/DP0_TX0M	TYPEPC_SSRX1M	DP0_TX0M	DP0_TX0M	TYPEPC_SSRX1M	DP0_TX0M	DP0_TX0M	DP0_TX0M	DP0_TX0M	DP0_TX0M
USB30 OTG0 Device or Host	TYPEPC_SSRX2/DP0_TX1	TYPEPC_SSRX2P	DP0_TX1P	DP0_TX1P	TYPEPC_SSRX2P	DP0_TX1P	DP0_TX1P	DP0_TX1P	DP0_TX1P	DP0_TX1P
	TYPEPC_SSRX2M/DP0_TX1M	TYPEPC_SSRX2M	DP0_TX1M	DP0_TX1M	TYPEPC_SSRX2M	DP0_TX1M	DP0_TX1M	DP0_TX1M	DP0_TX1M	DP0_TX1M
	TYPEPC_SSRX3/DP0_TX2	TYPEPC_SSRX3P	DP0_TX2P	DP0_TX2P	TYPEPC_SSRX3P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P
	TYPEPC_SSRX3M/DP0_TX2M	TYPEPC_SSRX3M	DP0_TX2M	DP0_TX2M	TYPEPC_SSRX3M	DP0_TX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M
USB30 OTG0 Device or Host	TYPEPC_SSRX4/DP0_TX3	TYPEPC_SSRX4P	DP0_TX3P	DP0_TX3P	TYPEPC_SSRX4P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P
	TYPEPC_SSRX4M/DP0_TX3M	TYPEPC_SSRX4M	DP0_TX3M	DP0_TX3M	TYPEPC_SSRX4M	DP0_TX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M
	TYPEPC_SBU1/DP0_TX4	TYPEPC_SBU1P	DP0_TX4P	DP0_TX4P	TYPEPC_SBU1P	DP0_TX4P	DP0_TX4P	DP0_TX4P	DP0_TX4P	DP0_TX4P
	TYPEPC_SBU1M/DP0_TX4M	TYPEPC_SBU1M	DP0_TX4M	DP0_TX4M	TYPEPC_SBU1M	DP0_TX4M	DP0_TX4M	DP0_TX4M	DP0_TX4M	DP0_TX4M
USB30 OTG2 Device or Host	PCIE20_2_TXP/GATA10_2_TXP/USB30_2_SSTXP	TYPEPC_SSRX2P	DP0_TX2P	DP0_TX2P	TYPEPC_SSRX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P
	PCIE20_2_TXN/GATA10_2_TXN/USB30_2_SSTXN	TYPEPC_SSRX2M	DP0_TX2M	DP0_TX2M	TYPEPC_SSRX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M
	PCIE20_2_RXP/GATA10_2_RXP/USB30_2_SSRXP	TYPEPC_SSRX3P	DP0_TX3P	DP0_TX3P	TYPEPC_SSRX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P
	PCIE20_2_RXN/GATA10_2_RXN/USB30_2_SSRXN	TYPEPC_SSRX3M	DP0_TX3M	DP0_TX3M	TYPEPC_SSRX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M
USB20 HOST0	USB20_HOST0_DP	TYPEPC_SSRX2P	DP0_TX2P	DP0_TX2P	TYPEPC_SSRX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P
	USB20_HOST0_DM	TYPEPC_SSRX2M	DP0_TX2M	DP0_TX2M	TYPEPC_SSRX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M	DP0_TX2M
USB20 HOST1	USB20_HOST1_DP	TYPEPC_SSRX3P	DP0_TX3P	DP0_TX3P	TYPEPC_SSRX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P
	USB20_HOST1_DM	TYPEPC_SSRX3M	DP0_TX3M	DP0_TX3M	TYPEPC_SSRX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M	DP0_TX3M


Note:
DP Lane swap enable
0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3_TXDP/N
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1_TXDP/N

Note:
Red Font mean which Configure for 12C_RK3588S project


Config0: TypeC0 (With DP function)




Config3: (Default) USB3.0 OTG0 + DP0 2Lane (Swap ON)




Config1: USB2.0 OTG0 + DP0 4Lane (Swap OFF)




Config4: USB3.0 OTG0 + DP0 2Lane (Swap OFF)



Config2: USB2.0 OTG0 + DP0 4Lane (Swap ON)




PCIe/SATA Connecter Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


PCIe2.0 REFCLK



Note:
PCIE20*_REFCLKP/N is output or input gpio
M*=Mean to M0 or M1 or M2,It's the same source,Just multiplex to M0 or M1 or M2,Only use one at the same time.

Note:
No PCIe for 12C project

RK3588S (EMMCIO Domain)




Default:eMMC

EMMC SINGLE Pair:
DATE:50 Ohm +/-10%

Option:SPI Flash

RK3588S (VCCIO2 Domain)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S (USB3.0/DP1.4)

USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N




TYPEC&DP MUX Differential Pair:
 DATE:95 Ohm +/-10%
 For Typec

USB30 Differential Pair: DP Differential Pair:
 DATE:90 Ohm +/-10% DATE:100 Ohm +/-10%
 For USB30 For DP

Do not delete!!!
 If TYPEC0 is not used:
 Signal:leave floating
 REXT:8.2K ohm 1% resistor must be connected externally
 Power: Must supply power

RK3588S (USB2.0)



Note:
 The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.


Note:
TYPEC0_USB20_OTG:
 DP/DM:Must used for download
 ID:According to demand,if not used,Leave floating
 VBUSDET:Must provide
 REXT:200ohm 1% resistor must be connected externally
 Power: Must supply power

USB20_HOST0/USB20_HOST1:
 If not used:
 DP/DM:Leave floating
 REXT:Leave floating


Note:
 Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S (SARADC/OTP/TSADC)

- SARADC_VIN1_KEY/RECOVERY [35]
- SARADC_VIN3_HP_HOOK [31]
- SARADC_VIN0_BOOT [33]
- Del SARADC_VIN4_BATT_TC_L
- Del IR CAM




BOOT MODE CONFIG





Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI_M2-FSPI_M0-EMMC-SD Card-USB

BOARD ID CONFIG




Item	Rup	Rdown	ADC	VERSION
LEVEL1	DNP	100K	0	V1.0
LEVEL2	100K	20K	682	V2.0
LEVEL3	100K	51K	1365	V3.0
LEVEL4	100K	100K	2047	V4.0
LEVEL5	100K	200K	2730	V5.0
LEVEL6	100K	499K	3412	V6.0
LEVEL7	100K	DNP	4095	V7.0

RK3588S(VCCIO1 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S(MIPI_DPHY CSI0 RX)



MIPI CSI Differential Pair:
100 Ohm +/-10%

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


Note:
When in single clock lane mode, CLK0P/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/ON is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Note:
If not used:
Signal:leave floating
Power: Floating



TX and RX port must work in the same mode, DPHY or CPHY

RK3588S(MIPI_D/C PHY0)




MIPI DPHY Differential Pair:
100 Ohm +/-10%

MIPI CPHY Single:
50 Ohm +/-10%




Note:
If not used:
Signal:leave floating
Power: Floating

RK3588S(MIPI_D/C PHY1)



MIPI DPHY Differential Pair:
100 Ohm +/-10%

MIPI CPHY Single:
50 Ohm +/-10%



Note:
The Port also support MIPI_CPHY_TX, if need please Refer to the circuit of MIPI_CPHY0_TX

Note:
If not used:
Signal:leave floating
Power: Floating

TX and RX port must work in the same mode DPHY or CPHY


RK3588S (HDMI2.1 TX/eDP1.3 TX)

Note:


The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

eDP TX
100 Ohm ±10%

HDMI TX
100 Ohm ±10%



Del HDMI2.1 TX/eDP1.3 TX



Note:


If not used:
Signal:leave floating
Power: Floating or tie to VSS

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S

RK3588S (PCIE20 / SATA30 / USB30)



CLK Differential Pair:
 100 Ohms±10%

DATA Differential Pair:
 PCIE20: 85 Ohm ±10%
 SATA30: 100 Ohm ±10%
 USB30: 90ohm ±10%

Note:
 If not used:
 Signal: leave floating
 Power: Tie to VSS


Note:
 Caps of between dashed green lines and U1000
 should be placed under the U1000 package

RK3588S

PCIE2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


PMIC1 RK806-1





IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!

This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications
 Operating Supply Voltage: +5.0V/5.25-6V
 Peak Pulse Current: >10A (tp=8/20uS)
 Surge Clamping Voltage: <6.5V


DO NOT DELETE IT!




PMIC RK806-1 BUCK



PMIC RK806-1 Management




PMIC RK806-1 LDO




VDD_CPU_BIG0

I max: 3.5A




VDD_CPU_BIG1

I max: 3.5A




VDD_NPU

I max: 4.0A




VCC_1V1_NLDO

Change part




VCC_3V3_S0



- >>>I2C0_SCL_M2 [11]
- <<<I2C0_SDA_M2 [11]
- >>>I2C2_SCL_M0 [11]
- <<<I2C2_SDA_M0 [11]
- >>>VSEL2 [11]
- >>>VSEL3 [11]
- >>>VSEL6 [11]
- >>>PMIC_EXT_EN_OUT [21,22]

RTC IC







<< I2C6_SDA_M3 [19,21,35]
 << I2C6_SCL_M3 [19,21,35]
 << RTC_INT_L [11]




Address:Read A3H,Write A2H
 Fsc1=400kHz

JWIPC		JWIPC Technology Co.,Ltd.	
Page Name			
24.RTC			
Size	Project Name		Rev
A4	12C_RK3588S		V1.0
Date:	Monday, June 27, 2022	Sheet	24 of 36

DRAM-LPDDR4/4x_2X32bit





Flash Power




eMMC Flash

- >>eMMC_D0 [13]
- >>eMMC_D1 [13]
- >>eMMC_D2 [13]
- >>eMMC_D3 [13]
- >>eMMC_D4 [13]
- >>eMMC_D5 [13]
- >>eMMC_D6 [13]
- >>eMMC_D7 [13]
- >>eMMC_CMD [13]
- >>eMMC_CLKOUT [13]
- >>eMMC_RSTn [13]
- >>eMMC_DATA_STROBE [13]




Single-MIPI LCM(MIPI DPHYO TX)

- >>>MIPI_DPHYO_TX_CLKP [16]
- >>>MIPI_DPHYO_TX_CLKN [16]
- >>>MIPI_DPHYO_TX_D0P [16]
- >>>MIPI_DPHYO_TX_D0N [16]
- >>>MIPI_DPHYO_TX_D1P [16]
- >>>MIPI_DPHYO_TX_D1N [16]
- >>>MIPI_DPHYO_TX_D2P [16]
- >>>MIPI_DPHYO_TX_D2N [16]
- >>>MIPI_DPHYO_TX_D3P [16]
- >>>MIPI_DPHYO_TX_D3N [16]
- >>>LCD_BL_PWH4_M1 [19]
- >>>LCD_PWREN_H [19]
- >>>LCD_SCL_M3_TP [19]
- >>>LCD_SDA_M3_TP [19]
- >>>TP_INT_L [19]
- >>>TP_RST_L [19]
- >>>TP_RST_M [19]





Backlit Driver




LCM CONN

CMC CLOSE TO CONN




Positive/negative driven










- >>>AVDD_LCD_EN [19]
- >>>AVDD_LCD_IN [19]
- >>>VCC_SCL_M2 [19]
- >>>VCC_SDA_M2 [19]
- >>>VEP_LCD_EN [19]





ESD




PCIe WIFI6/BT Module-2T2R



NOTE:
Adjust the load capacitor according to the crystal spec.



This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.




VBAT: (3.1-3.8V)/1.2A
VDDIO: (1.68-1.98V)/300mA.

32.768KHZ:
+/-25ppm/30-70%/1.8V



CODEC ES8388

- << I2C7_SCL_M0_CODEC [15]
- << I2C7_SDA_M0_CODEC [15]
- << I2S0_MCLK [15]
- << I2S0_SCLK_TX [15]
- << I2S0_LRCK_TX [15]
- << I2S0_SD10 [15]
- << I2S0_SD00 [15]
- << SARADC_VIN3_HP_HOOK [15]
- << HP_DET_L [15,35]
- << SPK_CTL_H [19,31]




AUDIO HP MIC MUX

- << SLEEVE [35]
- << RING2 [35]
- << LOU1 [35]
- << ROUT1 [35]



SPEAKER




Right channel

Left channel

Gyroscope+G-sensor


I2C3_SCL_M1_Sensor [19]
 I2C3_SDA_M1_Sensor [19]
 GSENSOR_INT_L [15]



Ambient Light+Proximity Sensor


HALL SENSOR

HALL_INT_L [11,32]



KEY Array move to DB


Maskrom Key



Note:

If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into Maskrom mode.


Reset_Key



PWR_Key move to DB


UART Debug

[11] UART2_TX_M0
 [11] UART2_RX_M0




JWIPC		JWIPC Technology Co.,Ltd.	
Page Name			
34.UART Debug			
Size A4	Project Name		Rev V1.0
12C_RK3588S			
Date:	Monday, June 27, 2022	Sheet	34 of 36



IO board conn



SIM&SD CARD_HP JACK CONN



Sidekey conn





JWIPC		JWIPC Technology Co.,Ltd.	
Page Name			
35.MB to DB Connector			
Size A4	Project Name		Rev V1.0
12C RK3588S			
Date	Monday, June 27, 2022	Sheet	35 of 36

PCB Mark Point

Mechanical Hole

Boss Crew



Shield

